Publications and Presentations
From NANOxCOMP H2020 Project
(Difference between revisions)
(→Analog Circuit Design) |
(→Discrete Mathematics) |
||
Line 134: | Line 134: | ||
</span> | </span> | ||
<br> [http://www.ecc.itu.edu.tr/images/5/5a/Morgul_Peker_Altun_Power-Delay-Area_Performance_Modeling_and_Analysis_for_Nano-Crossbar_Arrays.pptx Poster] | <br> [http://www.ecc.itu.edu.tr/images/5/5a/Morgul_Peker_Altun_Power-Delay-Area_Performance_Modeling_and_Analysis_for_Nano-Crossbar_Arrays.pptx Poster] | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|} | |} |
Revision as of 17:51, 11 April 2017
All materials are subject to copyrights.
Comprehensive
|
|
|
|
Logic Synthesis (WP1)
|
|
Performance Modeling and Optimization (WP2)
|
|
|