Publications and Presentations

From NANOxCOMP H2020 Project
(Difference between revisions)
Jump to: navigation, search
(Analog Circuit Design)
(Discrete Mathematics)
Line 134: Line 134:
 
</span>
 
</span>
 
<br> [http://www.ecc.itu.edu.tr/images/5/5a/Morgul_Peker_Altun_Power-Delay-Area_Performance_Modeling_and_Analysis_for_Nano-Crossbar_Arrays.pptx Poster]
 
<br> [http://www.ecc.itu.edu.tr/images/5/5a/Morgul_Peker_Altun_Power-Delay-Area_Performance_Modeling_and_Analysis_for_Nano-Crossbar_Arrays.pptx Poster]
|}
 
 
== Discrete Mathematics ==
 
 
{| style="border:2px solid #abd5f5; background:#f1f5fc;"
 
 
|
 
{|
 
|- valign=top
 
| width="100" |'''title''':
 
| width="624"|[[Media:Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.pdf | A Study on Monotone Self-dual Boolean Functions]]
 
|- valign=top
 
| '''authors''':
 
| [[Mustafa Altun]] and [http://cadbio.com/wiki/index.php/Marc_Riedel Marc Riedel]
 
|- valign="top"
 
| '''appeared &nbsp;in''':
 
| [http://www.springer.com/mathematics/applications/journal/10255 Acta Mathematicae Applicatae Sinica - English Series], Vol. 33, No. 1, pp. 43–52, 2017.
 
|}
 
 
| align=center width="70" |
 
<span class="plainlinks">
 
 
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/5/53/Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.pdf]]</span>
 
<br>
 
[[Media:Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.pdf  | Paper]]
 
 
|}
 
|}

Revision as of 17:51, 11 April 2017

All materials are subject to copyrights.

Contents

Comprehensive

title: Computing with Nano-Crossbar Arrays: Logic Synthesis and Fault Tolerance
authors: Mustafa Altun, Valentina Ciriani, and Mehdi Tahoori
presented at: Design, Automation, and Test in Europe (DATE), Lausanne, Switzerland, 2017.

PDF.png
Paper

PPT.jpg
Slides

title: Synthesis and Performance Optimization of a Switching Nano-crossbar Computer
authors: Dan Alexandrescu, Mustafa Altun, Lorena Anghel, Anna Bernasconi, Valentina Ciriani,
and Mehdi Tahoori
presented at: Euromicro Conference on Digital System Design (DSD), Limassol, Cyprus, 2016.

PDF.png
Paper

PDF.png
Slides

Logic Synthesis (WP1)

title: Synthesis and Optimization of Switching Nanoarrays
authors: Ceylan Morgul and Mustafa Altun
presented at: IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems
(DDECS)
, Belgrade, Serbia, 2015.

PDF.png
Paper

PPT.jpg
Slides

Performance Modeling and Optimization (WP2)

title: Permanent and Transient Fault Tolerance for Reconfigurable Nano-Crossbar Arrays
authors: Onur Tunali and Mustafa Altun
accepted in: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016.

PDF.png
Paper

title: Power-Delay-Area Performance Modeling and Analysis for Nano-Crossbar Arrays
authors: Ceylan Morgul, Furkan Peker, and Mustafa Altun
presented at: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, USA, 2016.

PDF.png
Paper

PPT.jpg
Poster

Personal tools
Namespaces

Variants
Actions
NANOxCOMP
Toolbox