Publications and Presentations
From NANOxCOMP H2020 Project
(Difference between revisions)
(→Papers on Logic Synthesis) |
(→Papers on Logic Synthesis) |
||
Line 86: | Line 86: | ||
|- valign=top | |- valign=top | ||
| width="100" |'''title''': | | width="100" |'''title''': | ||
− | | width="550"|[[Media: | + | | width="550"|[[Media:MICPRO2.pdf | Composition of Switching Lattices for Regular and for Decomposed Functions]] |
|- valign="top" | |- valign="top" | ||
| '''authors''': | | '''authors''': | ||
− | | width="550"| Anna Bernasconi, Valentina Ciriani, Luca Frontini, | + | | width="550"| Anna Bernasconi, Valentina Ciriani, Luca Frontini, and Gabriella Trucco |
|- valign=top | |- valign=top | ||
| '''appeared in''': | | '''appeared in''': | ||
− | | width="624" | [http://www.journals.elsevier.com/microprocessors-and-microsystems/ Microprocessors and Microsystems], Vol. | + | | width="624" | [http://www.journals.elsevier.com/microprocessors-and-microsystems/ Microprocessors and Microsystems], Vol. 60, pp. 207–218, 2018. |
|} | |} | ||
| align=center width="70" | | | align=center width="70" | | ||
<span class="plainlinks"> | <span class="plainlinks"> | ||
− | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/0/0a/ | + | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/0/0a/MICPRO2.pdf]]</span> |
<br> | <br> | ||
− | [[Media: | + | [[Media:MICPRO2.pdf | Paper]] |
|} | |} | ||
Line 109: | Line 109: | ||
|- valign=top | |- valign=top | ||
| width="100" |'''title''': | | width="100" |'''title''': | ||
− | | width="550"|[[Media: | + | | width="550"|[[Media:MICPRO1.pdf | Enhancing Logic Synthesis of Switching Lattices by Generalized Shannon Decomposition Methods]] |
|- valign="top" | |- valign="top" | ||
| '''authors''': | | '''authors''': | ||
− | | width="550"| Anna Bernasconi, Valentina Ciriani, Luca Frontini, | + | | width="550"| Anna Bernasconi, Valentina Ciriani, Luca Frontini, Valentino Liberali, Gabriella Trucco, and Tiziano Villa |
|- valign=top | |- valign=top | ||
| '''appeared in''': | | '''appeared in''': | ||
− | | width="624" | [http://www.journals.elsevier.com/microprocessors-and-microsystems/ Microprocessors and Microsystems], Vol. | + | | width="624" | [http://www.journals.elsevier.com/microprocessors-and-microsystems/ Microprocessors and Microsystems], Vol. 56, pp. 193–202, 2018. |
|} | |} | ||
| align=center width="70" | | | align=center width="70" | | ||
<span class="plainlinks"> | <span class="plainlinks"> | ||
− | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/0/0a/ | + | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/0/0a/MICPRO1.pdf]]</span> |
<br> | <br> | ||
− | [[Media: | + | [[Media:MICPRO1.pdf | Paper]] |
|} | |} |
Revision as of 14:54, 21 July 2018
All materials are subject to copyrights.
Contents |
Comprehensive Project Papers
|
|
|
|
|
Papers on Logic Synthesis
|
|
|
|
|
|
|
|
|
|
Papers on Performance Modeling and Optimization
|
|
|
|
|
|
|
|
|
|
|
|
Papers on Synthesis Methodology
|
|
Papers on Emerging Crossbar Memories
|
|