|
|
Line 656: |
Line 656: |
| | | |
| == Papers on Synthesis Methodology == | | == Papers on Synthesis Methodology == |
| + | |
| + | {| style="border:2px solid #abd5f5; background:#f1f5fc;" |
| + | |
| + | | |
| + | {| |
| + | |- valign=top |
| + | | width="100" |'''title''': |
| + | | width="550"|[[Media:Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf | Circuit Design Steps for Nano-Crossbar Arrays: Area-Delay-Power Optimization with Fault Tolerance]] |
| + | |- valign="top" |
| + | | '''authors''': |
| + | | width="550"| Ceylan Morgul, Luca Frontini, Onur Tunali, Lorena Anghel, Valentina Ciriani, Ioana Vatajelu, Csaba Moritz, Mircea Stan, Dan Alexandrescu, and Mustafa Altun |
| + | |- valign=top |
| + | | '''appeared in''': |
| + | | width="624" | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=7729 IEEE Transactions on Nanotechnology], early access, 2020. |
| + | |} |
| + | | align=center width="70" | |
| + | <span class="plainlinks"> |
| + | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/db/Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf]]</span> |
| + | <br> |
| + | [[Media:Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf | Paper]] |
| + | |
| + | |} |
| | | |
| {| style="border:2px solid #abd5f5; background:#f1f5fc;" | | {| style="border:2px solid #abd5f5; background:#f1f5fc;" |
All materials are subject to copyrights.